





FIG. 1













Title: Semiconductor Memory Enabling Correct





Title: Semiconductor Memory Enabling Correct







I/O Address Checker Circuit

Title: Semiconductor Memory Enabling Correct Substitution of Redundant Cell Array

Inventor: Andy CHEUNG Appln. No.: New Application Docket No.: 108066-00101









FIG. 12



I/O, Page Address Checker Circuit